#

fpga

Here are 4,988 public repositories matching this topic...

openwall / john

John the Ripper jumbo - advanced offline password er, which supports hundreds of hash and cipher types, and runs on many operating systems, CPUs, GPUs, and even some FPGAs

c fpga gpu opencl ripper assembler openmp mpi password hash simd gpgpu er john jtr crypt

UpdatedJun 11, 2025
C

PaddlePaddle / Paddle-Lite

PaddlePaddle High Performance Deep Learning Inference Engine for Mobile and Edge (飞桨高性能深度学习端侧推理引擎）

arm mobile embedded fpga deep-learning neural-network mali baidu mdl mobile-deep-learning

UpdatedMay 22, 2025
C++

logisim-evolution

logisim-evolution / logisim-evolution

Digital logic design tool and simulator

education simulator fpga vhdl logic circuits verilog circuit digital-logic logisim digital-circuit digital-circuits timing-diagram digital-logic-design logisim-evolution

UpdatedJun 10, 2025
Java

LeiWang1999 / FPGA

帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目

fpga verilog xilinx vivado pynq

UpdatedMay 15, 2022

openwifi

open-sdr / openwifi

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software

linux fpga zynq hls hardware wifi verilog xilinx sdr analog-devices ieee80211 xilinx-fpga dma software-defined-radio ofdm csma ad9361 802-11 mac80211 openwifi

UpdatedJun 1, 2025
C

enjoy-digital / litex

Build your hardware, easily!

fpga hardware system-on-chip

UpdatedJun 2, 2025
C

SpinalHDL / VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

cpu fpga vhdl riscv verilog soc spinalhdl softcore

UpdatedJun 8, 2025
Assembly

openhwgroup / cva6

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

asic cpu fpga risc-v systemverilog-hdl rv64gc ariane

UpdatedJun 9, 2025
Assembly

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

fpga core riscv verilog risc-v

UpdatedMay 23, 2025
Verilog

jbush001 / NyuziProcessor

GPGPU microprocessor architecture

processor-architecture fpga hardware gpu graphics verilog microprocessor gpu-computing

UpdatedNov 8, 2024
C

GlasgowEmbedded / glasgow

Scots Army Knife for electronics

fpga usb hardware debugging-tool

UpdatedJun 11, 2025
Python

corundum / corundum

Open source FPGA-based NIC and platform for in-network compute

linux networking fpga nic in-network-compute

UpdatedJul 5, 2024
Verilog

SpinalHDL / SpinalHDL

Scala based HDL

scala fpga vhdl rtl verilog

UpdatedMay 30, 2025
Scala

pConst / basic_verilog

Must-have verilog systemverilog modules

spi-interface fpga hls encoder delay tcl verilog debounce xilinx synchronizer uart altera uart-verilog fifo pwm uart-protocol spi-master uart-controller uart-tx uart-receiver

UpdatedApr 8, 2025
Verilog

neorv32

stnolting / neorv32

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

microcontroller embedded cpu fpga processor vhdl riscv smp multi-core rtos hdl soc risc-v soft-core system-on-chip rv32 asip neorv32 on-chip-debbuger

UpdatedJun 8, 2025
VHDL

icestudio

FPGAwars / icestudio

❄️ Visual editor for open FPGA boards

javascript editor fpga ide blocks verilog icestorm lattice icestudio

UpdatedJun 11, 2025
JavaScript

amaranth-lang / amaranth

A modern hardware definition language and toolchain based on Python

fpga hdl amaranth-hdl

UpdatedMay 15, 2025
Python

analogdevicesinc / hdl

HDL libraries and projects

fpga verilog hdl hacktoberfest analog-devices jesd204b

UpdatedJun 11, 2025
Verilog

serv

olofk / serv

SERV - The SErial RISC-V CPU

asic fpga verilog risc-v

UpdatedJun 5, 2025
Verilog

riscv-mcu / e203_hbirdv2

The Ultra-Low Power RISC-V Core

cpu fpga core riscv verilog china hummingbird nuclei soc risc-v low-power e203

UpdatedOct 9, 2024
Verilog

Improve this page

Add a description, image, and links to the fpga topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the fpga topic, visit your repo's landing page and select "manage topics."