#

fpga

Here are 323 public repositories matching this topic...

pulp-platform / axi

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

asic fpga hardware rtl ip systemverilog axi network-on-chip axi4 axi4-lite

UpdatedJun 12, 2025
SystemVerilog

hdl-util / hdmi

Send video/audio over HDMI on an FPGA

audio video fpga intel xilinx vivado altera hdmi systemverilog dvi quartus hdlmake

UpdatedFeb 3, 2024
SystemVerilog

chipsalliance / Cores-VeeR-EH1

VeeR EH1 core

fpga processor riscv rtl risc risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design veer

UpdatedMay 29, 2023
SystemVerilog

projf / projf-explore

Project F brings FPGAs to life with exciting open-source designs you can build on.

fpga verilog oshw graphics-hardware

UpdatedJan 22, 2025
SystemVerilog

trivialmips / nontrivial-mips

NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.

cpu fpga mips xilinx fpga-soc-linux systemverilog fpga-soc

UpdatedJul 7, 2020
SystemVerilog

WangXuan95 / USTC-RVSoC

An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。

cpu fpga riscv rtl verilog systemverilog soc risc-v rv32i softcore

UpdatedSep 14, 2023
SystemVerilog

chipsalliance / Cores-VeeR-EL2

VeeR EL2 Core

fpga processor riscv rtl risc-v open-source-hardware fusesoc verilator riscv32 western-digital axi4 ahb-lite asic-design el2

UpdatedJun 6, 2025
SystemVerilog

tymonx / logic

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

cmake asic fpga cpp verification rtl verilog xilinx vivado systemverilog systemc unit-tests hdl modelsim uvm verilator quartus testing-rtl

UpdatedNov 25, 2019
SystemVerilog

fpgasystems / Coyote

Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

networking fpga tcp gpu virtualization rdma hardware-acceleration

UpdatedJun 10, 2025
SystemVerilog

apfaudio / eurorack-pmod

A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC.

fpga hardware electronics synthesizer verilog modular-synthesizers kicad eurorack yosys pmod cocotb

UpdatedMay 30, 2025
SystemVerilog

agg23 / openfpga-NES

NES for the Analogue Pocket

fpga nes openfpga analogue-pocket

UpdatedFeb 23, 2025
SystemVerilog

MPSU / APS

Методические материалы по разработке процессора архитектуры RISC-V

fpga riscv systemverilog

UpdatedJun 6, 2025
SystemVerilog

harbaum / MiSTeryNano

Atari STE MiSTery core for the Tang Nano FPGAs

fpga mist atari-st tang gowin tang-nano

UpdatedMay 24, 2025
SystemVerilog

dpretet / axi-crossbar

An AXI4 crossbar implementation in SystemVerilog

arm asic fpga processor riscv verilog soc fpga-soc interconnect amba crossbar riscv32 axi4 axi4-lite riscv64 monodraw axi4-protocol asic-design axi4-full

UpdatedMay 14, 2025
SystemVerilog

agg23 / analogue-pocket-utils

Collection of IP and information on how to develop for openFPGA and Analogue Pocket

fpga hacktoberfest openfpga analogue-pocket

UpdatedAug 10, 2023
SystemVerilog

Xilinx / open-nic-shell

AMD OpenNIC Shell includes the HDL source files

fpga verilog datacenter smartnic network-acceleration

UpdatedJan 2, 2025
SystemVerilog

RC4ML / Shuhai

Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA [FCCM 20]

benchmark fpga ddr hbm

UpdatedSep 15, 2023
SystemVerilog

trivialmips / TrivialMIPS

MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support

cpu fpga mips xilinx systemverilog fpga-soc

UpdatedApr 29, 2019
SystemVerilog

pulp-platform / hero

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.

fpga riscv heterogeneous-parallel-programming shared-memory computer-architecture openmp-parallelization many-core-architectures heterogeneous-computing iommu openmp-offloading unified-virtual-memory

UpdatedSep 18, 2023
SystemVerilog

WangXuan95 / FPGA-SATA-HBA

A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。

fpga verilog systemverilog sata sata-controller sata-hba sata-hba-controller sata-core sata-hba-core virtex-7

UpdatedSep 14, 2023
SystemVerilog

Improve this page

Add a description, image, and links to the fpga topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the fpga topic, visit your repo's landing page and select "manage topics."